



CE65H270DNDI

CoreGaN 650V GaN HEMT

Description

The CE65H270DNDI Series 650V, 270m Ω gallium nitride (GaN) FETs are normally-off devices.

Coreenergy GaN FETs offer better efficiency through lower gate charge, faster switching speeds, and lower dynamic on-resistance, delivering significant advantages over traditional silicon (Si) devices.

Coreenergy is a leading-edge wide band gap supplier with world-class innovation .

Application

- Adapter
- Renewable energy
- Telecom and data-com
- Servo motors
- Industrial
- Automotive

General Features


Easy to drive—compatible with standard gate drivers
 Low conduction and switching losses
 RoHS compliant and Halogen-free

Benefits


Increased efficiency through fast switching
 Increased power density
 Reduced system size and weight

Ordering Information


Part Number	Package	Package Configuration
CE65H270DNDI	DFN 8*8	Source



Top



Bottom



Circuit Symbol

Features

BV_{DSS}	$R_{DS(on)}$	I_{DS}	Q_G
650V	270m Ω	10.4A	8.8nC



Absolute Maximum Ratings

$T_c=25^\circ\text{C}$ unless otherwise stated

Symbol	Parameter	Limit value	Unit	
V_{DSS}	Drain to source voltage ($T_J = -55^\circ\text{C}$ to 150°C)	650		
$V_{(TR)DSS}$	Drain to source voltage-transient ^a	800	V	
V_{GSS}	Gate to source voltage	-20~+20		
I_D	Continuous drain current @ $T_c=25^\circ\text{C}$ ^b	10.4	A	
	Continuous drain current @ $T_c=125^\circ\text{C}$ ^b	4.6		
I_{DM}	Pulse drain current (pulse width: 10 μs)	14.5	A	
P_D	Maximum power dissipation @ $T_c=25^\circ\text{C}$	69	W	
T_c	Operating temperature	Case	-55~150	$^\circ\text{C}$
T_J		Junction	-55~150	$^\circ\text{C}$
T_S	Storage temperature	-55~150	$^\circ\text{C}$	

a. In off-state, spike duty cycle $D < 0.01$, spike duration $< 1\mu\text{s}$

b. For increased stability at high current operation



Thermal Resistance

Symbol	Parameter	Limit value	Unit
$R_{\theta JC}$	Junction-to-case	1.8	$^{\circ}\text{C} / \text{W}$



Electrical Parameters

T_J=25°C unless otherwise stated

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
Forward Device Characteristics						
V _{(BL)DSS}	Drain-source voltage	650	-	-	V	V _{GS} = 0V
V _{GS(th)}	Gate threshold voltage	3.3	3.9	4.5	V	V _{DS} =1V, I _{DS} =1mA
ΔV _{GS(th)} /T _J	Gate threshold voltage temperature coefficient	-	-7	-	mV/°C	
R _{DS(on)}	Drain-source on-Resistance	-	270	320	mΩ	V _{GS} =10V, I _D =1A, T _J =25°C
		-	570	-		V _{GS} =10V, I _D =1A, T _J =150°C
I _{DSS}	Drain-to-source leakage current	-	1	10	μA	V _{DS} =650V, V _{GS} = 0V, T _J =25°C
		-	5	100		V _{DS} =650V, V _{GS} = 0V, T _J =150°C
I _{GSS}	Gate-to-source forward leakage current	-	-	±100	nA	V _{GS} =±20V
C _{ISS}	Input capacitance	-	330	-	pF	V _{GS} =0V, V _{DS} =400V, f=1MHz
C _{OSS}	Output capacitance	-	15	-		
C _{RSS}	Reverse capacitance	-	1.1	-		
Q _G	Total gate charge	-	8.8	-	nC	V _{DS} =400V, V _{GS} =0V to 10V, I _D =1A
Q _{GS}	Gate-source charge	-	2.2	-		
Q _{GD}	Gate-drain charge	-	2.6	-		
Q _{OSS}	Output charge	-	22	-	nC	V _{GS} =0V, V _{DS} =0V to 400V, f=1MHz
t _{D(on)}	Turn-on delay	-	3.2	-	ns	V _{DS} =400V, V _{GS} =0V to 10V, I _D =2.1A, R _{G-on(ext)} =6.8Ω, R _{G-off(ext)} =2.2Ω, L=250μH
t _R	Rise time	-	5.5	-		
t _{D(off)}	Turn-off delay	-	7.4	-		
t _F	Fall time	-	27	-		



Electrical Parameters

$T_J=25^\circ\text{C}$ unless otherwise stated

Symbol	Parameter	Min	Typ	Max	Unit	Test Conditions
Reverse Device Characteristics						
V_{SD}	Source-Drain reverse voltage	-	2.3	-	V	$V_{GS}=0V, I_{SD}=5A$
t_{RR}	Reverse recovery time	-	14	-	ns	$I_F=5A, V_{DD}=400V, dI_F/dt=165A/\mu s$
Q_{RR}	Reverse recovery charge	-	6.5	-	nC	



Typical Characteristics

T_J=25°C unless otherwise stated




Figure 1. Typical Output Characteristics T_J=25°C




Figure 2. Typical Output Characteristics T_J=125°C




Figure 3. Channel Reverse Characteristics T_J=25°C




Figure 4. Channel Reverse Characteristics T_J=125°C



Typical Characteristics

$T_J=25^\circ\text{C}$ unless otherwise stated




Figure 5. Typical Transfer Characteristics ($V_{DS}=10V$)




Figure 6. Normalized On-resistance




Figure 7. Typical Capacitance ($f=1\text{MHz}$)




Figure 8. Typical C_{OSS} Stored Energy



Typical Characteristics

T_J=25°C unless otherwise stated




Figure 9. Typical Q_{oss}




Figure 10. Typical Gate Charge (V_{DS}=400V, I_D=1A)




Figure 11. Power Dissipation




Figure 12. Transient Thermal Resistance

Typical Characteristics

$T_J=25^\circ\text{C}$ unless otherwise stated




Figure 13. Safe Operating Area $T_c=25^\circ\text{C}$




Figure 14. Switching times with inductive load

$V_{DS}=400\text{V}$, $V_{GS}=0\text{V to }10\text{V}$, $I_D=2.1\text{A}$,
 $R_{G-on(ext)}=6.8\Omega$, $R_{G-off(ext)}=2.2\Omega$, $L=250\mu\text{H}$





Figure 15. Switching times with waveform


PACKAGE DIMENSIONS

DFN8x8-8L-1.10-A


Top view



Bottom view



Side view(left/right)



Symbol	Min. (mm)	Mean. (mm)	Max. (mm)
A	1.05	1.10	1.15
A1	0	0.02	0.05
A2	0.203REF		
D	7.9	8	8.1
E	7.9	8	8.1
D1	0.9	1	1.1
D2	3.1	3.2	3.3
D3	2.7	2.8	2.9
E1	6.9	7	7.1
E2	0.4	0.5	0.6
E3	0.4	0.5	0.6
E4	6.9	7	7.1
e	1.9	2	2.1
b	0.9	1	1.1
L	0.4	0.5	0.6



Revision history

Major changes since the last revision

Revision	Date	Description of changes
1.0	2022-02-28	Initial release
2.0	2024-06-01	Enrich dynamic specification curves